


# Pike Intel SKYLAKE ULT Platform Block Diagram


PCB 10L STACK UP



LAYER 1 : TOP  
 LAYER 2 : SGND  
 LAYER 3 : IN1(High)  
 LAYER 4 : IN2(High)  
 LAYER 5 : SGND  
 LAYER 6 : SVCC  
 LAYER 7 : IN3(Low)  
 LAYER 8 : IN4(High)  
 LAYER 9 : SGND  
 LAYER 10 : BOT




[www.vinafix.com](http://www.vinafix.com)








## PCH Pull-high/low(CLG)




## For DS3 Sequence






## PLTRST#(CLG)

Check Q2010 Rise/Fall time less than 100ns




## System PWR\_OK(CLG)

1218 Reserve  
+VCCSTPLL and R523


1110 Add Circuit for +1.0V Power Good

1118 Change Change Q7062 P/N from BA051440000 to BA039040020, Del D7002, D7003, R10526, R10527



Layout note: need routing together and ALERT need between CLK and DATA.

CLOSE TO CPU  
PLACE THE PU RESISTORS






PLACE THE PU RESISTORS  
CLOSE TO VR  
PULL UP IS IN THE VR MODULE


CLOSE TO CPU  
PLACE THE PU RESISTORS

Power Rail	Description	Control
V <sub>CC</sub>	Processor IA Cores Power Rail	SVID
V <sub>CCGT</sub>	Processor Graphics Power Rails	SVID
V <sub>CCGTx</sub>	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V <sub>CCSA</sub>	System Agent Power Rail	SVID/Fixed (SKU dependent)
V <sub>CCIO</sub>	IO Power Rail	Fixed
V <sub>CCST</sub>	Sustain Power Rail	Fixed
V <sub>CCPLL</sub>	Processor PLLs power rail	Fixed
V <sub>DDQ</sub>	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V <sub>CCOPC</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCOPC_1P8</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCEOPIO</sub>	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed


	<b>PROJECT : YODD</b> Quanta Computer Inc.		
	Size Custom	Document Number SKL U (4/14)	Rev 1A
	Date: Tuesday, May 26, 2015	Sheet 5 of 41	







Power Rail	Description	Control
V <sub>CC</sub>	Processor IA Cores Power Rail	SVID
V <sub>CCGT</sub>	Processor Graphics Power Rails	SVID
V <sub>CCGTx</sub>	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V <sub>CCSA</sub>	System Agent Power Rail	SVID/Fixed (SKU dependent)
V <sub>CCIO</sub>	IO Power Rail	Fixed
V <sub>CCST</sub>	Sustain Power Rail	Fixed
V <sub>CCPLL</sub>	Processor PLLs power rail	Fixed
V <sub>DDQ</sub>	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V <sub>CCOPC</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCOPC_1P8</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCEOPIO</sub>	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed





 <b>NB5</b>	<b>PROJECT : Y0DD</b> Quanta Computer Inc.		
	Size Custom	Document Number <b>SKL U (6/14)</b>	Rev 1A
	Date: Tuesday, May 26, 2015      Sheet   7   of   41		






**PROJECT : Y0DD**  
Quanta Computer Inc.



Size Custom	Document Number <b>SKL U (7/14)</b>	Rev 1A
Date: Tuesday, May 26, 2015		Sheet 8 of 41







## Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0	Circuit
CFG3 (Physical Debug Enable) DFX_Privacy	Disable:	Enable: Set DFX Enable in DFX interface MSR	
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP	



+3V\_DEEP\_SUS <4,11,12,14,15,16>  
 +3V <2,4,11,12,13,14,15,16,20,21,22,23,25,26,27,29,30,31,37,38>  
 +5V <22,23,24,27,37,38>  
 +1.0V <2,4,5,16,30,36>  
 +3VSS <4,15,16,22,28,30,31,33,35,36,37>




## GPIO Pull UP




## PCH SPI ROM(CLG)

Vender	Size	P/N
EON	8MB	AKE3EZNOQ01 (EN25QH64-104HIP)
Winbond	8MB	AKE3EFPN07 (W25Q64FVSSIQ)
GigaDevice	8MB	AKE3EGN0Q01 (GD25B64BSIGR)
Socket		DFHS08FS023

## 4M SPI ROM Socket




U23&amp;U24 footprint 要重疊




## PCH SPI ROM(CLG)

&lt;15&gt; +3V\_M




## SMBus/Pull-up(CLG)






I'm from VIETNAM sualaptop365

# Functional Strap Definitions



**DESIGN NOTE:**  
WEAK PULL UP RESISTOR PRESENT ON THIS NET





1212 change R95 pull-high from +3V to +3V\_DEEP\_SUS




**No Boot:**  
The signal has a weak internal pull-down.  
0 = Enable security measures defined in the Flash Descriptor.  
1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY. This function is useful when running ITP/XDP.





	<b>PROJECT : Y0DD</b>		
	Quanta Computer Inc.		
	Size Custom	Document Number SKL U (10/14)	Rev 1A
Date: Tuesday, May 26, 2015 Sheet 11 of 41			





 +1.8V\_DEEP\_SUS <9,15,35,37>  
 +3V <2,4,10,11,12,14,15,16,20,21,22,23,25,26,27,29,30,31,37,38>



**CLK\_REQ/Strap Pin(CLG)**





**RTC Clock 32.768KHz**






## RTC Circuitry(RTC)

 +3V\_RTC <4,15,27,31,32>  
+3VPCU <6,15,27,28,30,31,32,33,41>





## External Crystal






## HDA Bus(CLG)



Model	BOARD_ID6	BOARD_ID7	Board ID [6:4]	BOARD_ID[3:1]	BOARD_ID0
Y0DD	0:VPRO 1:non-VPRO	0:2+2 CPU 1:2+3E CPU	Reserve (Default = 00)	000:H9CCNNNBKTMLBR-NTD Hynix 4G 1600 001:EDFA164A2MA-GD-F ELPIDA 4G 1600 010:K3QF2F20EM-AGCF Samsung 4G 1866 011: Hynix 4G 1866 100:ELPIDA 4G 1866  000:H9CCNNNCPTMLBR-NTD Hynix 8G 1600 001:EDFB164A1MA-GD-F Micron 8G 1600 010: Samsung 8G 1866 011:H9CCNNNCPTMLBR-NUD Hynix 8G 1866 100: ELPIDA 8G 1866	0:4G 1:8G



```
1207
Add Sensors Debug CONN
```

1209  
Change CN5012 footprint from  
88511-180n-18p-1 to  
fg-12x59-20-18p




**PROJECT : Y0DD**  
Quanta Computer Inc.


Size Custom	Document Number <b>SKL U (13/14)</b>	Rev 1A
Date: Tuesday, May 26, 2015		Sheet 14 of 41



1016 Add R10577  
with 1K from CFG0  
to PWR\_DEBUG



APS



1217  
Change CN5002 footprint from  
88511-180n-18p-1 to  
fg-12x59-20-18p













**PROJECT : Y0DD**  
Quanta Computer Inc.

Size Custom	Document Number <b>XDP/APS</b>	Rev 1A
Date: Tuesday, May 26, 2015	Sheet 16 of 41	


















## LID Switch


**LVDS Conn.**


20




SI modify  
R74 non-stuff












## Head Phone out




## Audio combo JACK &amp; Volume up/down Button

## Volume up/down Buttons

PV



## FAN









<2,4,10,11,12,13,14,15,16,20,21,22,23,25,26,27,29,30,31,37,38> +3V  
 <22,23,27,37,38> +5V  
 <4,25,33,34,35,36,37> +5VSS

	<b>PROJECT : YODD</b> <b>Quanta Computer Inc.</b>		
	Size Custom	Document Number <b>AUDIO AMP</b>	Rev 1A
Date: Tuesday, May 26, 2015	Sheet 24	of 41	



PV ADD R554/R555/R556 10k for USB 3.0 PU



Left side USB 2.0/3.0 Combo





Table 3. Control Pin Settings Matched to System Power States


SYSTEM GLOBAL POWER STATE	TPS2546 CHARGING MODE	CTL1	CTL2	CTL3	ILIM_SEL	CURRENT LIMIT SETTING
S0	SDP1	1	1	0	1 or 0	ILIM_HI / ILIM_LO
S0	SDP2, no discharge to / from CDP	1	1	1	0	ILIM_LO
S0	CDP, load detection with ILIM_LO + 60mA thresholds or if a BC1.2 primary detection occurs	1	1	1	1	ILIM_HI
S4/S5	Auto mode, load detection with power wake thresholds	0	0	1	1	ILIM_HI
S3/S4/S5	Auto mode, no load detection	0	0	1	0	ILIM_HI
S3	Auto mode, keyboard/mouse wake up, load detection with ILIM_LO + 60 mA thresholds	0	1	1	1	ILIM_HI
S3	Auto mode, keyboard/mouse wake-up, no load detection	0	1	1	0	ILIM_HI
S3	SDP1, keyboard/mouse wake-up	0	1	0	1 or 0	ILIM_HI / ILIM_LO

I'm from VIETNAM sualaptop365




**PROJECT : YODD**  
Quanta Computer Inc.


Size Custom	Document Number <b>USB20/30</b>	Rev 1A
Date: Tuesday, May 26, 2015		Sheet 25 of 41



## TPM (2.0)





## Card Reader CON




<2,4,10,11,12,13,14,15,16,20,21,22,23,25,27,29,30,31,37,38> +3V  
<22,23,24,27,37,38> +5V  
<6,13,15,27,28,30,31,32,33,41> +3VPCU

	<b>PROJECT : YODD</b> <b>Quanta Computer Inc.</b>		Rev 1A
	Size Custom	Document Number <b>NGFF HDD/TPM/CR</b>	
	Date: Tuesday, May 26, 2015	Sheet 26 of 41	


Power Button



KEYBOARD Con.



KB backlight




<2,4,10,11,12,13,14,15,16,20,21,22,23,25,26,29,30,31,37,38> +3V

<22,23,24,37,38> +5V


<6,13,15,28,30,31,32,33,41> +3VPCU

**PROJECT : YODD**  
Quanta Computer Inc.

Size Custom	Document Number <b>KB/PB/TP</b>	Rev 1A
Date: Tuesday, May 26, 2015		Sheet 27 of 41





GND GUARD



## Accelerometer Sensor


Put it on MB side




PV add for EC request




To Sensor Hub SMBUS




	<b>PROJECT : YODD</b>		Rev 1A
	Quanta Computer Inc.		
Size Custom	Document Number	SENSOR HUB	
Date: Tuesday, May 26, 2015	Sheet 29	of 41	



Note: Place all capacitors close to IT8350.



20MIL 10MIL (For PLL Power)



Reserved SMBus channel 0 for debugging & updating FW  
Reserved  
SMBus channel 4 for connecting the Sensor (G-sensor)





Reserved TX/RX for debugging




if no use ADC function,  
please pull down to GND  
SMINTx for sensor interrupt

GPG2 can't floating

GPG2 Pull High Enable mirror function.  
GPG2 Pull Low Disable mirror function.

External crystal is must be item  
when USB func. is used !






Input				Output	
SD	RD	CP	D	Q	Q̄
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H	H

[1] H = HIGH voltage level;  
L = LOW voltage level;  
X = don't care.

Input				Output	
SD	RD	CP	D	Q <sub>n+1</sub>	Q̄ <sub>n+1</sub>
H	H	↑	L	L	H
H	H	↑	H	H	L

[1] H = HIGH voltage level;  
L = LOW voltage level;  
↑ = LOW-to-HIGH CP transition;  
Q<sub>n+1</sub> = state after the next LOW-to-HIGH CP transition.



































































+VIN <15,20,27,30,32,33,35,38,39,40,41>  
 +5VSS <4,25,33,35,36,37>  
 +1.2VSUS <3,6,17,18,36>  
 +0.65V\_DDR\_VTT <19,34>






																																																																																																																									
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	--




**20150116 updated**







+1.0V <2,4,6,16,30>  
 +3VS5 <4,15,16,22,28,30,31,33,35,37>  
 +5VS5 <4,25,33,34,35,37>  
 +VCCIO <2,6,16>  
 +VCCSTPLL <2,4,5,6,9,38>  
 +1.0V\_DEEP\_SUS <9,13,15,16,35>




	<b>PROJECT : Y0DD</b> Quanta Computer Inc.		
	Size Custom	Document Number <b>+1.0V/+VCCSTPLL</b>	Rev 1A
	Date: Tuesday, May 26, 2015   Sheet 36 of 41		

+3V <2,4,10,11,12,13,14,15,16,20,21,22,23,25,26,27,28,30,31,38>  
 +5V <22,23,24,27,37,38>  
 +3VS5 <4,15,16,22,28,30,31,33,35,36>  
 +5VS5 <4,25,33,34,35,36>  
 +3VSUS <27,28>  
 +1.8V\_DEEP\_SUS <9,15,35>  
 +1.8V <5,23>  
 +5V <22,23,24,27,37,38>  
 +VIN <15,20,27,30,32,33,34,35,38,39,40,41>  
 +1.8VSUS <17,18>









```
U-line 22&23e(15W)
+VCC_CORE
TDC:21A
Icc max:28A
```

**U-line 22e**  
**+VCCSA**  
**TDC:4A(22)**  
**Icc max:5A**  
**TDC:5A(23e)**  
**Icc max:5A**




+VIN <15,20,27,30,32,33,34,35,38,39,41>  
 +VCCGT <7,38>  
 +VIN\_VCC\_CORE  
 +5VPCU <32,33,38,39>  
 +5V <22,23,24,27,37,38>





U-line 22&23e(15W)  
+VCC\_GT

TDC:18A(22)  
Icc max:31A(22)

TDC:32A(23e)  
Icc max 56A(23e)

	<b>PROJECT : YODD</b>	
	Quanta Computer Inc.	
	Size Custom	Document Number +VCCGT (NCP81151)
Date: Tuesday, May 26, 2015	Sheet 40	Rev 1A





**+VCC\_EDRAM +/- 5%**  
**Countinue current:4.5A**  
**Peak current:6A**

**VCC\_EDRAM**

LP#	C1	C0	Vout
0	X	X	0
1	0	0	0.8
1	0	1	0.95
1	1	0	1.0
1	1	1	1.05

**MODE**

	VR rail	Resistor
M1	VCCIO	0
M2	PRIMCORE	Float
M3	EDRAM/EOPIO	100K
M4	other	150K